Investors
Shareholders & Analysts
- Share & Analyst coverage
- Shareholding structure
- Becoming a shareholder
- Shareholders' general meetings
Governance
- Governance Overview
- Board of Directors
- Board Committees
- Executive Committee
- Corporate officers compensation
- Corporate documents
- Internal Control & Risk Factors
- Related-party agreements
Regulated information
Planar fully depleted silicon technology to design competitive SOC at 28nm and beyond
This document considers the challenges to obtain competitive silicon technology for the upcoming generation of System-On-Chip ICs. It suggests planar fully depleted technology deserves serious interest.
