

# The Future of Reliable Design: How Power-SOI Empowers Next-Generation Functional Safety Compliant ICs for Autonomous Driving, Humanoid, Industrial Automation and other Mission Critical Applications

## Abstract

The global semiconductor landscape is undergoing a paradigm shift, driven by the electrification of transportation, the rise of Industry 5.0, and the imminent deployment of AI-powered humanoid robotics. These applications share a critical commonality: they demand high-voltage power management and actuation to coexist intimately with sophisticated, low-voltage digital intelligence under stringent Functional Safety (FuSa) constraints. As these systems target higher levels of autonomy—from SAE Level 3+ automated driving to collaborative robotics—the reliability of the underlying Power Management Integrated Circuits (PMICs) and Gate Drivers becomes the foundation of system safety. This article presents a technical analysis of BCD-on-SOI (Bipolar-CMOS-DMOS on Silicon-on-Insulator) technology as the foundational enabler for next-generation, FuSa-compliant integrated circuits.

While traditional Bulk Silicon BCD processes have been the workhorse of power electronics for decades, they are increasingly confronting immutable physical limitations regarding leakage currents and latch-up susceptibility in harsh operating environments. Through a comprehensive synthesis of reliability physics, industry standards (ISO 26262, IEC 61508, ISO 13849), and advanced process roadmaps, this article demonstrates that Power-SOI offers a superior path to achieving the rigorous failure-in-time (FIT) metrics required for ASIL-D and SIL-3 compliance. By leveraging Dielectric Isolation (DI) and Deep Trench Isolation (DTI), Power-SOI effectively eliminates parasitic bipolar effects, and enables the monolithic integration of high and low voltage blocks. The analysis concludes that for the high-density, safety-critical designs of 2030 and beyond, Power-SOI is not merely an alternative option, but a strategic imperative for reliable design.

## 1. Introduction: The Functional Safety Imperative

### 1.1 The Convergence of Power and Intelligence

A modern power integrated circuit is no longer a simple analog switch or regulator; it is a sophisticated System-on-Chip (SoC) responsible for the precise delivery of energy and the real-time monitoring of system health. This evolution is most visible in the automotive and robotics sectors. Electric Vehicles (EVs) are transitioning to zonal architectures and 48V/800V power nets to improve efficiency and reduce weight.<sup>1</sup> Simultaneously, the robotics industry is moving from caged industrial arms to mobile humanoid robots that operate in unstructured

environments alongside humans.<sup>2</sup>

In both domains, the proximity of high-power actuation (kilowatts of energy) to sensitive digital control logic (sub 1-volt of signal) creates a challenging electromagnetic and thermal environment. A failure in the power stage—whether a short circuit, a false turn-on, or a loss of control—can lead to catastrophic consequences, ranging from battery thermal runaway to physical injury of a human operator.<sup>3</sup>

## 1.2 Functional Safety Standards Landscape

To manage these risks, the industry operates under a rigorous framework of Functional Safety (FuSa) standards. FuSa is defined as the absence of unreasonable risk due to hazards caused by the failure of a system to perform its intended function.<sup>4</sup>

- **IEC 61508:** The parent standard for all functional safety, primarily used in industrial applications. It defines Safety Integrity Levels (SIL 1-4) based on the probability of failure.<sup>4</sup>
- **ISO 26262:** The automotive adaptation, which defines Automotive Safety Integrity Levels (ASIL A-D). ASIL-D represents the most stringent requirements, applicable to safety-critical systems like steering, braking, and traction control.<sup>4</sup>
- **ISO 13849 & ISO 13482:** Specific standards for machinery and personal care robots, utilizing Performance Levels (PL a-e) to categorize risk reduction requirements.<sup>5</sup>

These standards impose dual requirements on semiconductor manufacturers:

1. **Systematic Capability:** Avoiding design bugs through rigorous engineering processes (the V-model, Figure 1).
2. **Random Hardware Capability:** Quantitatively proving that the probability of random physical failures (due to aging, radiation, thermal stress) is low enough to meet the target safety level.<sup>4</sup>

Figure 1: The V-model of the systems engineering process<sup>25</sup>




Table 1: Failure Rate Metrics and Requirements

Metric	ISO 26262 (Automotive)	IEC 61508 (Industrial)	Requirement for High Safety (ASIL-D / SIL 4)
PMHF / PFH	Probabilistic Metric for Hardware Failures	Probability of Failure per Hour	$< 10^{-8}$ failures/hour (10 FIT) <sup>6</sup>
SPFM / SFF	Single Point Fault Metric	Safe Failure Fraction	$> 99\%$ coverage of single point faults <sup>7</sup>
LFM	Latent Fault Metric	N/A (implicit in diagnostic coverage)	$> 90$ coverage of latent faults

Achieving a PMHF of less than 10 FIT (Failures In Time, where 1 FIT = 1 failure per billion hours) for a complex system is an immense challenge. Given that a vehicle or robot comprises

hundreds of components, the "FIT budget" allocated to a single power IC is often in the single digits. This leaves zero margin for avoidable failure modes like latch-up or unmitigated soft errors.

### 1.3 The "Prior Art" Challenge: Limits of Bulk BCD

For the past three decades, BCD technology on bulk silicon substrates has been the dominant platform for power ICs. Bulk BCD relies on Junction Isolation (JI) to separate devices. N-type wells are diffused into a P-type substrate (or vice versa) to create reverse-biased diodes that electrically isolate the transistors.<sup>8</sup>

While cost-effective, junction isolation introduces inherent parasitic components that are detrimental to functional safety:

1. **Parasitic Bipolar Transistors:** Every PN junction in a bulk device forms part of a parasitic PNP or NPN transistor. Under normal operation, these are inactive. However, during high-temperature operation or transient voltage events (common in power switching), these parasites can turn on.<sup>9</sup>
2. **Leakage Currents:** The reverse-biased isolation junctions generate leakage current that increases exponentially with temperature. In high-power applications where junction temperatures ( $T_j$ ) can reach 175°C, this leakage can cause parametric drift or thermal runaway.<sup>10</sup>
3. **Substrate Noise Injection:** When a power MOSFET switches large currents, minority carriers can be injected into the substrate. These carriers can diffuse over millimeters, causing "ground bounce" or corrupting the state of logic gates located far away on the same die.

As feature sizes shrink and integration densities rise, the "guard banding" required to mitigate these bulk silicon artifacts—such as massive guard rings and triple-well structures—consumes excessive die area, increasing cost without fully eliminating the risk. This "reliability wall" necessitates a transition to a substrate technology that offers physical, rather than just electrical, isolation.

## 2. Power-SOI Value Propositions Related to FuSa

Power-SOI represents an innovative engineered substrate. By introducing a generic physical barrier—the Buried Oxide (BOx) layer—and utilizing Deep Trench Isolation (DTI), Power-SOI transforms the silicon die from a shared conductive medium into a collection of fully isolated islands.<sup>19</sup> This structural change translates directly into four high-value propositions for Functional Safety: Latch-up Immunity, Soft Error Rate Reduction, High-Temperature Stability, and EMI Robustness.

### 2.1 Intrinsic Latch-up Immunity

Latch-up is arguably the most feared failure mode in CMOS-based power electronics. It is defined as the triggering of a parasitic thyristor structure (p-n-p-n) created by the interaction of the complementary MOS devices and the bulk substrate.<sup>11</sup>

### **Mechanism in Bulk BCD:**

In a standard bulk inverter, the p-substrate, n-well, p-source, and n-source regions form adjacent parasitic PNP and NPN transistors. If a transient current flows through the substrate (due to an I/O spike or ionizing radiation), it can create a voltage drop that forward biases one of the parasitic base-emitter junctions. This turns on the first transistor, which then feeds current to the base of the second, creating a positive feedback loop. The resulting low-impedance path between VDD and GND can conduct massive currents, leading to thermal destruction of the die.<sup>12</sup>

### **The Power-SOI Solution:**

Power-SOI with DTI physically breaks this feedback loop.

- **Vertical Isolation:** The BOX layer prevents any vertical bipolar action with the substrate handle wafer.
- **Lateral Isolation:** The DTI completely surrounds each active area, extending down to the BOX. This prevents lateral current flow between adjacent devices.<sup>9</sup>
- **FuSa Impact:** Because the four-layer p-n-p-n structure simply does not exist in a DTI-isolated SOI device, latch-up is physically impossible. This allows the exclusion of latch-up from the list of random hardware failures in the FMEDA (Failure Modes, Effects, and Diagnostic Analysis), significantly lowering the calculated FIT rate and reducing the burden of external protection components.<sup>13</sup>

## **2.2 High-Temperature Operational Stability**

Reliability physics dictates that silicon degradation mechanisms accelerate with temperature. For power ICs in EVs and industrial robots, the mission profile often includes sustained operation at ambient temperatures of 125°C, with junction temperatures pushing towards 175°C.

### **Leakage Mechanics:**

- **Bulk Silicon:** The leakage current is dominated by the diffusion of minority carriers from the neutral regions of the substrate. This current is proportional to the intrinsic carrier concentration squared ( $n_i^2$ ) and doubles approximately every 10°C. At 150°C, bulk leakage can reach levels that disrupt sensitive analog circuits or cause thermal runaway in power FETs.<sup>10</sup>
- **Power-SOI:** The BOX layer physically isolates the device, eliminating the substrate as a carrier source. The leakage is dominated by generation current within the depletion region, which scales with  $n_i$  (not  $n_i^2$ ) and the volume of the depletion region. Because the

junction area in SOI is limited to the sidewalls and bottom of the small active island, the total leakage magnitude is orders of magnitude lower than in bulk.

### **FuSa Impact:**

- **Extended Mission Profiles:** Power-SOI enables ICs to be qualified for AEC-Q100 Grade 0 with higher confidence.
- **Precision Diagnostics:** Safety monitors (e.g., bandgap references, UVLO comparators, ADC accuracy) rely on precise currents. The low leakage of SOI ensures that these monitors remain accurate even at extreme temperatures, preventing false safety trips or masked faults.<sup>10</sup>

## **2.3 EMI and Negative Transient Immunity**

In switching power converters, the rapid switching of inductive loads generates severe voltage transients. The switching node (SW) can ring significantly below ground (e.g., -5V to -10V even down to -100V) during the "dead time" commutation period.

- **Bulk Vulnerability:** A negative voltage on an N-type drain can forward bias the isolation diode to the P-substrate. This turns the entire substrate into an emitter, injecting minority carriers that can travel across the chip and cause random logic glitches in the control core.
- **SOI Robustness:** The dielectric isolation of the BOX allows the local silicon island to float relative to the handle wafer. Power-SOI devices are designed to withstand negative transients of -50V or more without injecting any substrate current.<sup>19</sup> This "Perfect Isolation" ensures that the noisy power stage does not corrupt the quiet control logic, a prerequisite for noise-immune safety systems.

# **3. How Power-SOI Empowers the Design of FuSa-Compliant ICs**

The intrinsic properties of Power-SOI act as a toolkit for the reliability engineer, enabling architectural solutions that were previously deemed too risky or expensive in bulk silicon. This section explores how these properties are leveraged to design specific high-reliability subsystems.

## **3.1 Empowering 48V Mild Hybrid and Zonal Architectures**

The automotive industry is rapidly adopting 48V architectures for Mild Hybrid Electric Vehicles (MHEV) and zonal controllers to reduce CO<sub>2</sub> emissions and wiring harness weight.<sup>1</sup> These systems pose a unique challenge: the nominal voltage is 48V, but the ICs must withstand load dump transients up to 200V.

## System Basis Chip (SBC) design

Integrating high-voltage (200V) and low-voltage (<1V) domains on a monolithic SBC requires robust isolation to meet stringent FuSa requirements without an area penalty. Power-SOI/DTI platform provides near-perfect dielectric isolation, effectively suppressing parasitic latch-up and substrate crosstalk. This enables high-density integration with minimal spacing compared to traditional junction isolation on bulk BCD processes. The resulting footprint reduction and improved reliability directly translate to a lower system-level FIT rate, facilitating the path to ISO 26262 compliance and a leaner BOM.

### 3.2 Case Study: Humanoid Robotics and Integrated Smart Joints

The emerging field of humanoid robotics represents the ultimate convergence of mobility, AI, and safety. A humanoid robot may have 20-40 degrees of freedom, each driven by an electric motor. To mimic human physiology, the motor, gear, and drive electronics are integrated into a single compact "joint module".

#### Design Constraints:

1. **Space:** The electronics must fit inside the joint (often circular PCBs).
2. **Power Density:** High current capability (20A-50A) with minimal cooling.
3. **Safety:** Compliance with ISO 13849 (Safety of Machinery) and ISO 13482 (Personal Care Robots). The system must guarantee "Safe Torque Off" (STO) to prevent injury to humans.<sup>20</sup>

#### Power-SOI Enablers:

- **Thermal Density:** The high-temperature leakage performance of Power-SOI allows the joint driver to operate reliably even when the motor heats the module to > 100°C. Bulk chips would require aggressive derating, increasing the size of the power FETs and breaking the form factor.
- **Noise Immunity for Force Sensing:** Collaborative robots rely on current sensing or torque sensors to detect collisions (impact with a human). This requires measuring small analog signals in the presence of high-current PWM switching. The DTI of Power-SOI creates a "quiet island" for the precision amplifiers, shielding them from the substrate noise generated by the motor bridge. This improves the sensitivity and reaction speed of the collision detection algorithm.
- **Soft Error Resilience for Edge AI:** Future joints will include local AI processing for reflex-like motion control. The low SER of SOI ensures that the weights and states of these local neural networks are protected from radiation-induced corruption, preventing erratic motion.<sup>18</sup>

### 3.3 Facilitating Monolithic Wide-Bandgap (WBG) Integration

As the industry pushes for higher efficiency, Gallium Nitride (GaN) power devices are

replacing silicon. GaN switches extremely fast ( $dV/dt > 100 \text{ V/ns}$ ), which generates massive common-mode transients.

### **GaN-on-SOI:**

A cutting-edge application of SOI is the monolithic integration of GaN power transistors with silicon control logic on the same substrate (using GaN-on-SOI epitaxy or layer transfer).<sup>21</sup> With Power-SOI for GaN technology, GaN epitaxial layers can be effectively grown on the <111> seed layer of Power-SOI

- **Challenge:** The high switching speed of GaN can cause latch-up in standard silicon drivers due to capacitive coupling through the substrate.
- **Power-SOI Solution:** The low parasitic capacitance of the BOX and DTI minimizes this coupling. Furthermore, SOI allows for the integration of ultra-fast (sub-nanosecond) protection comparators right next to the GaN gate. This enables detection of short circuits or over-current events within the "short circuit withstand time" of GaN (which is much shorter than IGBTs), saving the device from destruction.<sup>22</sup>
- **Result:** Integrated monolithic GaN IC power stages that are inherently self-protecting, a key requirement for high-reliability server power supplies and automotive onboard chargers.<sup>23</sup>

## **3.5 Addressing the Complexity of SoC Safety**

Modern FuSa concepts often utilize a "Safety Element out of Context" (SEooC) approach, where a single PMIC handles power for multiple safety domains (e.g., ADAS camera, Radar, and MCU). This requires the integration of diverse IP blocks: Switching Regulators, LDOs, Watchdogs, and Non-Volatile Memory (NVM).

### **Modular Isolation & Validation:**

- **Crosstalk Elimination:** Power-SOI's DTI allows for the mixing of noisy blocks (Charge Pumps, Switchers) with quiet blocks (Bandgaps, Oscillators) without the complex substrate modeling required in bulk.
- **Simulation Confidence:** Because DTI eliminates parasitic components, the device's physical behavior matches the SPICE simulation much more closely. This reduces the risk of "silicon bugs" discovered late in validation, streamlining the ISO 26262 product development lifecycle and ensuring "First-Time-Right (FTR)" silicon.<sup>24</sup>

## **4. Manufacturing & Future Roadmap**

The adoption of Power-SOI is supported by a robust manufacturing ecosystem that is scaling to meet the demands of the 2030 market.

### **4.1 Technology Scaling: 180nm to 55nm**

While early BCD-on-SOI was based on  $> 0.18\mu\text{m}$  nodes, the industry is aggressively scaling.

- **180nm / 130nm:** The current "sweet spot" for 48V automotive and industrial drivers, offering a balance of power density and cost.
- **110nm / 90nm:** SOI platforms target to double the digital density, enabling smarter on-chip diagnostics and Flash memory integration.
- **65nm and Beyond:** This node allows for the integration of massive digital cores (ARM Cortex-M0/M3) directly into the power IC, effectively creating "Power SoCs" capable of running complex safety software stacks.

## 4.2 Wafer Transition: 200mm to 300mm

To address the volume demands of the EV market, Soitec introduces SmartPower 300 families to support the production of 200mm to 300mm wafers.

- **GDPW (Gross Die Per Wafer):** The move to 300mm increases the die count per wafer by a factor of  $\sim 2.25$ , helping to improve the die cost.
- **90nm and beyond:** Transitioning to 300mm Power-SOI is a prerequisite for 90nm and beyond BCD-on-SOI platforms, providing the necessary manufacturing throughput and economies of scale to support the aggressive logic-shrinks and high-voltage integration required for next-gen automotive ICs.

## Conclusion

The trajectory of the electronics industry is undeniable: we are moving toward a world where machines—cars, robots, factories—operate with increasing autonomy and power density. In this future, the distinction between "power management" and "safety management" disappears; the power IC becomes the guardian of system integrity.

This article establishes that **Power-SOI technology is the critical hardware enabler for this transition**. While Bulk BCD technologies have served the industry well, they are reaching the asymptotic limits of junction isolation physics. The exponential rise in leakage currents at high temperatures, the persistent threat of latch-up, and the vulnerability to soft errors in dense logic create a "reliability gap" that bulk silicon cannot bridge without prohibitive compromises in area and performance.

Power-SOI closes this gap through:

1. **Structural Immunity:** The physical guarantee of DTI and BOX eliminates latch-up and mitigates soft errors, directly reducing the random hardware failure rates (FIT) that dictate ASIL capabilities.
2. **Thermal Resilience:** It extends the safe operating area into the high-temperature regimes ( $>150^\circ\text{C}$ ) required by integrated actuators and under-hood automotive applications.
3. **Integration Density:** It permits the monolithic coexistence of high-voltage power, sensitive analog and digital blocks, enabling the compact architectures required by

humanoid robotics and automotive power ICs.

For the system architect and the IC designer, adopting Power-SOI is a strategic decision to prioritize intrinsic reliability. By simplifying the safety concept, reducing component count, and ensuring robustness against the inevitable electrical and environmental stresses of the real world, Power-SOI empowers the creation of the fail-operational systems that will define the next decade of innovation.

## References

1. Modular approach solves 48V power architecture electrification challenges, accessed January 8, 2026, <https://www.vicorpower.com/resource-library/articles/automotive/modular-approach-solves-48v>
2. Top 5 Technical Challenges in Humanoid Robotics - Simplexity Product Development, accessed January 8, 2026, <https://www.simplexitypd.com/blog/top-5-technical-challenges-in-humanoid-robotics/>
3. The importance of high energy density and safety in batteries for Collaborative Robots, accessed January 8, 2026, <https://www.large-battery.com/blog/high-energy-density-safety-batteries-collaborative-robots/>
4. Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 - Texas Instruments, accessed January 8, 2026, <https://www.ti.com/lit/SLOA294A>
5. ISO 26262: Functional Safety Standard for Modern Road Vehicles - ROHM Semiconductor, accessed January 8, 2026, [https://fscdn.rohm.com/en/products/databook/white\\_paper/iso26262\\_wp-e.pdf](https://fscdn.rohm.com/en/products/databook/white_paper/iso26262_wp-e.pdf)
6. Functional Safety for Integrated Circuits Used in Variable Speed Drives - Analog Devices, accessed January 8, 2026, <https://www.analog.com/en/resources/technical-articles/functional-safety-for-integrated-circuits.html>
7. Synopsys Improves Automotive Functional Safety with Fast Soft-Error Analysis, accessed January 8, 2026, <https://news.synopsys.com/2018-10-29-Synopsys-Improves-Automotive-Functional-Safety-with-Fast-Soft-Error-Analysis>
8. A Guide to BCD, CMOS, FinFET, SOI, GaN and SiC - AnySilicon, accessed January 8, 2026, <https://anysilicon.com/a-guide-to-bcd-cmos-finfet-soi-gan-and-sic/>
9. BCD-on-SOI technology offering ranging from 1um to 110nm - X-FAB, accessed January 8, 2026, <https://www.xfab.com/technology/bcd>
10. Power-SOI technology and its potential to shape the future of power electronics, accessed January 8, 2026, [https://powerelectronicsmagazine.net/article/121921/Power-SOI\\_technology\\_and\\_its\\_potential\\_to\\_shape\\_the\\_future\\_of\\_power\\_electronics](https://powerelectronicsmagazine.net/article/121921/Power-SOI_technology_and_its_potential_to_shape_the_future_of_power_electronics)

11. Using Latch Up Immune Multiplexers to Help Improve System Reliability (Rev. A) - Texas Instruments, accessed January 8, 2026, <https://www.ti.com/lit/pdf/scda029>
12. Investigation of External Latchup Robustness of Dual and Triple Well Designs in 65nm Bulk CMOS Technology | Semantic Scholar, accessed January 8, 2026, <https://www.semanticscholar.org/paper/Investigation-of-External-Latchup-Robustness-of-and-Kontos-Domanski/6d58af9a183bfdc14036c54f3f633808394ebaa5>
13. X-Fab launches 110nm BCD-on-SOI foundry process ... - eeNews Europe, accessed January 8, 2026, <https://www.eenewseurope.com/en/x-fab-launches-110nm-bcd-on-soi-foundry-process/>
14. Soft Errors - Hard Facts - EZ Spotlight - EngineerZone, accessed January 8, 2026, <https://ez.analog.com/ez-blogs/b/engineerzone-spotlight/posts/soft-errors---hard-facts>
15. Soft error rate FAQs | Quality, reliability, and packaging FAQs - Texas Instruments, accessed January 8, 2026, <https://www.ti.com/support-quality/faqs/soft-error-rate-faqs.html>
16. Scaling and Technology Issues for Soft Error Rates - NASA NEPP, accessed January 8, 2026, <https://nepp.nasa.gov/docuploads/40d7d6c9-d5aa-40fc-829dc2f6a71b02e9/scal-00.pdf>
17. Comparison Study of Bulk and SOI CMOS Technologies based Rad-hard ADCs in Space - Indico at ESA / ESTEC, accessed January 8, 2026, [https://indico.esa.int/event/102/contributions/54/attachments/48/56/Comparison\\_Study\\_of\\_Bulk\\_and\\_SOI\\_CMOS\\_Technologies\\_based\\_Rad-hard\\_ADCs\\_in\\_Space\\_v1.pdf](https://indico.esa.int/event/102/contributions/54/attachments/48/56/Comparison_Study_of_Bulk_and_SOI_CMOS_Technologies_based_Rad-hard_ADCs_in_Space_v1.pdf)
18. A Detailed Methodology to Compute Soft Error Rates in Advanced Technologies, accessed January 8, 2026, <https://past.date-conference.com/proceedings-archive/2016/pdf/0146.pdf>
19. What are the main benefits of Infineon SOI technology?, accessed January 8, 2026, <https://community.infineon.com/t5/Knowledge-Base-Articles/What-are-the-main-benefits-of-Infineon-SOI-technology/ta-p/351654>
20. Gate Driver Design Requirements for Humanoid Robot Motor Drives - Texas Instruments, accessed January 8, 2026, <https://www.ti.com/lit/SLVAG23>
21. How do monolithically integrated GaN power ICs increase power density and reduce component count? - EE World Online, accessed January 8, 2026, <https://www.eeworldonline.com/how-do-monolithically-integrated-gan-power-ics-increase-power-density-and-reduce-component-count/>
22. GaN-ICs for monolithic integration of power systems 200V & 650V - imec.IC-link, accessed January 8, 2026, [https://www.imeciclink.com/sites/default/files/2021-03/GAN%20ICS%20for%20monolithic%20integration%20of%20power%20systems\\_2021%20%281%29.pdf](https://www.imeciclink.com/sites/default/files/2021-03/GAN%20ICS%20for%20monolithic%20integration%20of%20power%20systems_2021%20%281%29.pdf)
23. Co-integration of d-mode HEMTs and Schottky barrier diodes on GaN IC - IMEC, accessed January 8, 2026, <https://www.imec-int.com/en/articles/monolithic-integration-gan-components-b>

[oosts-power-integrated-circuits](#)

24. Webinar: Embracing BCD-on-SOI for ease of design and superior performance - X-FAB, accessed January 8, 2026, <https://www.xfab.com/news/details/article/webinar-bcd-on-soi>
25. V-model, <https://en.wikipedia.org/wiki/V-model>