SOITEC’S 300mm ULTRA-THIN SOI READY TO SUPPORT MAINSTREAM RAMP UP OF FULLY DEPLETED APPLICATIONS AT 22nm NODE

UTSOI delivers film thickness uniformity control of ±5 angstroms

Bernin, France, June 15, 2009 — The Soitec Group (Euronext Paris), the world’s leading supplier of engineered substrates for the microelectronics industry, announced today that its 300mm ultra-thin SOI (UTSOI) wafer platform is qualified and ready to support fully depleted (FD) device applications scheduled on the industry’s CMOS roadmaps for 22nm and beyond. Soitec introduced its 300mm UTSOI wafer platform, fabricated using the company’s patented Smart Cut™ technology, at SEMICON West last year, and since then has been actively working on product options, process optimization, and internal and customer qualifications.

The latest breakthrough is Soitec’s ability to manufacture SOI with extremely thin top-layer silicon (<20nm) to a thickness uniformity tolerance of ±5 Å (angstroms) in high volume with high yields. The specific parameters of the final SOI substrate can be tailored to customer applications, and manufactured with the same yields and similar costs as the current generation of mainstream SOI wafers.

FD SOI has been used commercially for many years, but mainly for niche applications. Now industry leaders are reporting the advantages of fully depleted SOI for mainstream applications. “On fully depleted SOI, we’ve demonstrated 25nm high-k metal-gate devices with matching characteristics far superior to those obtained on bulk silicon,” reported Dr. Olivier Faynot, Director of Advanced SOI technologies Development at CEA-Leti. “As it eliminates the need to dope the channel region, FD SOI solves threshold voltage (V_t) variability challenges at current and future nodes, while maintaining excellent I_on and I_off characteristics and drastically reducing gate leakage current. With this uniform ultra-thin film SOI substrate, Soitec is delivering a solution for substantially improving V_t control of the CMOS device.”

“UTSOI provides a solid foundation for planar and ultra-thin body devices, giving designers the ability to drastically cut power consumption and leakage while preserving performance. It simplifies the overall CMOS architecture, thus reducing the cost of ownership below a bulk approach,” stated Paul Boudre, Chief Operating Officer of the Soitec Group. “We are fully prepared to support our partners in fine tuning their manufacturing process steps to meet ultra uniformity requirements, and deliver maximum value from this ultra-thin layer advantage.”
About the Soitec Group:

The Soitec Group is the world’s leading innovator and provider of the engineered substrate solutions that serve as the foundation for today’s most advanced microelectronic products. The group leverages its proprietary Smart Cut™ technology to engineer new substrate solutions, such as silicon-on-insulator (SOI) wafers, which became the first high-volume application for this proprietary technology. Since then, SOI has emerged as the material platform of the future, enabling the production of higher performing, faster chips that consume less power.

Today, Soitec produces more than 80 percent of the world’s SOI wafers. Headquartered in Bernin, France, with two high-volume fabs on-site, Soitec has offices throughout the United States, Japan and Taiwan, and a new production site in the process of customers’ qualification in Singapore.

Two other divisions, Picogiga International (Les Ulis) and Tracit Technologies (Bernin), complete the Soitec Group. Picogiga delivers advanced substrates solutions, including III-V epiwafers and gallium nitride (GaN) wafers, to the compound material world for the manufacture of high-frequency electronics and other optoelectronic devices. Tracit, on the other hand, provides thin-film layer transfer technologies used to manufacture advanced substrates for power ICs and microsystems, as well as generic circuit transfer technology “Smart Stacking” for applications such as image sensors and 3D-integration. Shares of the Soitec Group are listed on Euronext Paris. For more information, visit www.soitec.com.

Soitec, Smart Cut, Smart Stacking and UNIBOND are trademarks of S.O.I.TEC Silicon On Insulator Technologies.

Press Contact:
Camille Darnaud-Dufour
Tel (France): +33 (0) 6 79 49 51 43
E-mail: camille.darnaud-dufour@soitec.com

# # #